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Abstract—Rapid and accurate detection of pathogens using
conductometric biosensors requires potentiostats that can mea-
sure small variations in conductance. In this paper, we present
an architecture and implementation of a multichannel poten-
tiostat array based on a novel semi-synchronous sigma–delta
(￿￿) analog-to-digital conversion algorithm. The algorithm
combines continuous time ￿￿ with time-encoding machines, and
enables measurement of currents down to femtoampere range. A
3-mm 3-mm chip implementing a 42-channel potentiostat array
has been prototyped in a 0.5- m CMOS technology. Measured
results demonstrate that the prototype can achieve 10 bits of
resolution, with a sensitivity down to 50-fA current. The power
consumption of the potentiostat has been measured to be 11 W
per channel for a sampling rate of 250 kHz. Experiments with a
conductometric biosensor speciﬁc to Bacillus Cereus bacterium,
demonstrate the ability of the potentiostat in identifying different
concentration levels of the pathogen in a biological sample.
Index Terms—Analog-to-digital (A/D) converter, asynchronous
sigma–delta (￿￿) converter, biosensors, current-mode ￿￿
converter, femtoampere current measurements, multichannel
converter, potentiostat.
I. INTRODUCTION
B
IOSENSORS have emerged as a promising technology
for rapid detection of pathogens with applications in
homeland security and medicine. [1]. The general function of a
biosensor is to transduce binding events between biological re-
ceptors and target agents into a quantiﬁable electrical signal [3],
[4]. Current research in biosensor technology has been towards
developing better transducers that demonstrate superior sen-
sitivity, portability, accuracy and throughput. Immunosensors
(biosensors that use antibodies as receptors) are of great interest
because of their applicability (any compound can be analyzed
as long as speciﬁc antibodies are available), speciﬁcity (selec-
tivity of antigen-antibody reaction) and high sensitivity. We had
previously reported an antibody-based immunosensor [5] that
used polyaniline based nanowires to transduce binding events
between pathogens and their target antibodies into change in
conductance. The sensor was successfully demonstrated for
detecting E. Coli [5] and bovine viral diarrhea virus [6] and
its sensitivity was reported to be 80 colony forming units per
milliliter (CFU/ml), with a response time of less than 10 min.
Manuscript received December 15, 2005; revised July 26, 2006. This paper
was recommended by Guest Editor A. G. Andreou.
A. Gore and S. Chakrabartty are with the Department of Electrical and Com-
puter Engineering, Michigan State University, East Lansing, MI 48824 USA
(e-mail: shantanu@egr.msu.edu).
S.PalandE.C.AlociljaarewiththeDepartmentofBio-systemsEngineering,
Michigan State University, East Lansing, MI 48824 USA.
Digital Object Identiﬁer 10.1109/TCSI.2006.884432
However, trace detection (detecting ultra-low concentration)
of pathogens using the conductometric biosensor requires
accurate and miniaturized current measurement circuits that
can be integrated in proximity to the biosensor.
In this paper, we propose a novel multichannel potentiostat
array that can demonstrate a detection range of up to femtoam-
peres of current, and hence can be used for measuring small
changes in conductance. In literature, several multichannel
potentiostats and current-mode data converters have been pro-
posed for electrochemical measurements. For instance, in [8],
[9], a approach was used for measuring currents generated
due to neurochemical reactions. An integrating analog-to-dig-
ital (A/D) conversion technique was used in [10] for cyclic
voltammetery based measurements and was demonstrated
for sensitivity up to picoamperes of current. Integrated and
implantable potentiostats have been reported for glucose con-
centration measurement with accuracy of nanoamperes [11].
However, for measuring currents in the range of sub-picoam-
peres, noise due to charge injection and substrate coupling
becomes a limiting factor. Other source of interference include
fundamental noise that limit the resolution of current mea-
surements [12]. One possible solution to alleviate the effect of
thermal noise is to use larger integration time in current-mode
converters as has been proposed in [8]. Increase in inte-
gration time, however, reduces the speed of A/D conversion. In
this paper, we present an alternative method called semi-syn-
chronous modulation that can achieve current sensitivity
range of up to femtoamperes without signiﬁcantly reducing
the conversion rate. The proposed architecture uses a novel
semi-synchronous modulation technique that combines
asynchronous time-encoding machine (TEM) proposed in [13]
with a continuous time conversion [14]. For
measurement of large magnitude currents, the operation of
semi-synchronous converterisdeterminedby mod-
ulation, whereas for measurement of small input currents the
operationisdominatedbyTEM.AswillbeshowninSectionIV,
that this combination improves robustness of current measure-
mentstonoiserobustnessespeciallyforultra-lowcurrents.
This paper is organized as follows. Section II describes the
semi-synchronous modulation and compares it with a con-
ventional continuous time converter. Section III describes
the circuit implementation of the modulator. Section IV
analyzes the noise performance of the proposed converter.
Section V describes some of the measured characteristics
obtained using the fabricated prototype. Section VI uses the
potentiostat chip to measure the response of a biosensor and
Section VII provides conclusions with future directions.
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Fig. 1. Architecture of a (a) time-encoded modulation (TEM) (b) continuous
time ￿￿ (c) semi-synchronous ￿￿ converter.
Fig. 2. Architecture of the proposed semi-synchronous ￿￿ converter. D de-
notes the complement of D .
II. SEMI-SYNCHRONOUS ALGORITHM
The architecture of the proposed semi-synchronous
potentiostat is shown in Fig. 1(c) and is compared with a
TEM [Fig. 1(a)] and a continuous time based converters
[Fig. 1(b)]. A TEM topology uses an integrator and a hysteretic
comparator in a feedback conﬁguration [see Fig. 1(a)] to pro-
duce a pulsewidth-modulated (PWM) digital sequence whose
duty cycle is controlled by input signal. TEM encoding has
been extensively studied in literature and readers are referred
to [15], [13] for details. In [15], a sampling stage was added
outside the TEM feedback loop which led to an asynchronous
architecture. technique as shown in Fig. 1(b) uses a
nonhysteretic comparator and a sampling stage inside the feed-
back loop. The topology has been applied for designing
potentiostats that can measure up to pico-amperes of current
[8]. The proposed semi-synchronous converter combines
these two techniques by using a hysteretic comparator and a
sampling stage in a feedback loop, which is shown in Fig. 1(c).
As will be shown in the following description, that addition of
comparator hysteresis reduces the converter switching cycles
when operating with small magnitude currents. This leads to
reduction in substrate noise interference and improves linearity
oftheconverterbyreducingthenumberofswitchingoperations
on reference current sources.
In this section, a time-domain analysis of a ﬁrst-order
semi-synchronous modulation is presented and is based on
schematic shown in Fig. 2(a). The semi-synchronous algorithm
consistsofasynchronousconversionstepwhichis equivalentto
CT procedure, followed by an asynchronous compensation
step which is equivalent to TEM.
Fig. 3. Comparison of integrator output at different hysteresis levels (a) 0 V
and (b) 100 mV.
A. Synchronous Conversion
Similar to analysis of most based potentiostats [8], the
bandwidth of the input signal (current) will be assumed to be
much less compared to the sampling frequency. Therefore, the
time-domain analysis can be simpliﬁed by considering only a
DC input current, which will be denoted by . During the
synchronous conversion step, a combination of input current
and a reference current is ﬁrst integrated on a capacitor
[shown in Fig. 2(a)] for every clock cycle. The output of the in-
tegrator will be denoted by and the index of clock cycles
will be denoted by . The integrated voltage is
thencomparedagainstareferencevoltage usingahysteretic
comparator whose input-output response is shown in Fig. 2(b).
We will denote the hysteresis level by and the output of the
comparator will be denoted by , that is used
for triggering positive and negative reference currents [see
Fig. 2(a)]. During each clock cycle , the integrator voltage
is updated according to
(1)
(2)
where denotes a signum operator im-
plementing the comparator, denotes the duration of
each clock cycle and denotes the integrating capacitance.
Compared with operation [8], the digital output in
(1) is correlated with digital outputs at previous clock cycles
and is controlled by hysteresis level of the comparator .E v e n
though a general treatment of the proposed semi-synchronous
would include dynamic modulation of hysteresis level, for
the purposes of this paper, this level will be ﬁxed to a constant
value . This ensures that the integrator voltage satisﬁes
before the output of the comparator switches. This
effect is illustrated in Fig. 3, which shows the output of the
integrator for different hysteresis levels. For sufﬁciently low
magnitude of , the integrator output exhibits
signiﬁcantly higher switching cycles [see Fig. 3(a)] as com-
pared to a converter operating with a larger magnitude of
[see Fig. 3(b)]. The reduction in switching cycles also reduces
substrate noise and integrator nonlinearity which are important
for measurement of ultra-low magnitude input currents.
Using recursion (1), it can be shown that the integrator output
in (1) is bounded according to
(3)
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When compared to an equivalent , the response of the
integratorisampliﬁed,whichdegradestheresolutionofthepro-
posed conversion algorithm (due to larger value of residue). We
willnowshowthattheeffectofthisampliﬁcationcanbeutilized
by an extended counting step that will enhance the resolution of
semi-synchronous converter by 1 bit over a conventional
converter, without incurring signiﬁcant penalties in conversion
rate. The recursion (2) can be rewritten in terms of auxiliary
variables as
(4)
The recursion (4) can be seen to be composed of a step
and a hysteretic modulation step that determines the correlation
between consecutive digital bits. After clock cycles, the re-
cursion (4) yields
(5)
Thus, the residue of a semi-synchronous conversion
is a combination of residue due to a conventional conver-
sion and a hysteretic residue .A
compensation step is therefore required to alleviate the degra-
dation in resolution due to residue ampliﬁcation and hysteresis.
B. Compensation Step
The compensation step is similar to extended counting tech-
nique[16]andisusedforenhancingtheresolutionofa con-
verter. Even though several extendedcounting algorithms could
be used for compensation, in this paper, an asynchronous inte-
grating A/D conversion has been used. At the start of this pro-
cedure, the input current is disconnected and the reference
current is allowed to charge (discharge) the voltage stored on
the integrating capacitor (see Fig. 4). If the output of the com-
parator during the compensation steps is denoted by , and
the output of integrator is denoted by , then at each cycle of
compensation steps the integrator output is given by
(6)
with . As shown in Fig. 4, the compensation step gov-
erned by (6) is applied till the integrator voltage reaches or
exceeds the hysteresis level (see Fig. 4). This condition is in-
ferredbymonitoringtheoutputofthecomparatorandisﬂagged
for where . Also, by ensuring that the
initial condition , the error due to hysteretic residue in
(5) is eliminated. Combining (5) and (6), the integrator output
after synchronous and asynchronous conversion cycles
can be written as
(7)
Fig.4. Illustrationofcompensationstepforthesemi-synchronous￿￿ conver-
sion. The residue at the end of synchronous conversion is discharged (charged)
using a reference current to a reference potential ￿.
where is the error incurred in determining the condition
when the integrator output is . Equation (7) can be
re-written as
(8)
where . Equation (8) states that the syn-
chronous conversion cycles reduces the error incurred during
the asynchronous compensation step as . The magnitude
of the ﬁnal residue after compensation can be veriﬁed to be
bounded by which is half the error obtained
when using a conventional [14]. Thus, a semi-synchronous
converter with a compensation step provides an extra bit
of resolution over a conventional converter.
III. CIRCUIT IMPLEMENTATION
Fig. 5 shows the circuit level implementation of sub-systems
in schematic 2. A standard folded cascode op-amp shown in
Fig. 5(a) has been used to implement the integrator that pro-
vides 60-dB open-loop gain. As opposed to cascoded inverter
based implementation [8], the differential ampliﬁer based im-
plementation can achieve a symmetrical and larger integration
range about the reference potential. A digitally programmable
capacitor bank has been used for the implementation and allows
adjustable integration gain according to the (1). The hysteretic
comparator shown in Fig. 5(b) is implemented using basic
differential pair with current starved inverters. The positive
hysteresis level and the negative hysteresis level can
be programmed based on the range of input current and are also
determined by ambient noise level of the integrator. Cascoded
current sources and sinks have been used for implementing
reference current generation. The multiplication between the
digital bit and according to (1) is implemented by
switching (on/off) the cascoded current sources (sink) at the
source (see Fig. 2). Switching at the source as opposed to
switching at the drain has several advantages [17] as it reduces
channel charge injection [17] and clock feed-through at the in-
tegration node. The low-pass ﬁltering (counting) of comparator
bits is performed using a 16-bit current starved counter/shifter.
The circuit implementation uses building blocks that have been
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Fig.5. (a)Foldedcascodeop-ampusedforimplementingtheintegrator.(b)Schematicdiagramofhystereticcomparator.(c)Schematicofthecounter/shiftregister
cell. (d) Current starved inverter used in counter/shifter.
reported in [18]. Fig. 5(c) shows a single bit implementation
of a counter/shifter and operates as one bit counter and shifter.
This conﬁguration leads to implementation which is compact
and consumes less power. The circuit consists of two latches
and an nMOS network that implements the counter/shifter
logic. Current starved latches have been used based on inverters
shown in Fig. 5(d), which provides a better control over fre-
quency and power consumption of the counter/shifter. In count
mode, two latches are cross coupled by activating the signal
COUNT and deactivating the signals and . In shift mode,
the signal COUNT is set to low, and two nonoverlapping clock
signals are used at and to shift the signal for readout. The
counter/shifter architecture allows several stages to be daisy
chained, which ensures scalable serial read-out architecture for
multichannel potentiostats.
IV. NOISE ANALYSIS AND PERFORMANCE LIMITATIONS
Several factors limit the performance of the proposed semi-
synchronous converter which includes ﬁnite gain of opera-
tional ampliﬁer, comparator delay, offset and thermal noise. Fi-
nite gain, comparator delay and offset affect the performance of
semi-synchronousconverterinasimilarfashionasconventional
converter. Therefore, in this section, we analyze the ef-
fect of thermal noise on the performance of semi-synchronous
converter and illustrate beneﬁts of using a hysteretic com-
parator for low current measurements. We will only consider
the case where the input current and the integration ca-
pacitance in Fig. 2 is being charged and discharged by only
reference currents . The thermal noise contribution due to
current references and the operational ampliﬁer, can be summa-
rized as a single equation according to [19], [20]
(9)
where is Boltzmann’s constant, is absolute temperature,
and is the equivalent conductance that combines effects of
input referred noise due to current references and operational
ampliﬁer. denotes the bandwidth of the converter, and
for above-threshold operation and for sub-
threshold operation. The noise can be modeled as an offset
in the reference current whose effect on any converter is
minimal (provided the integrator does not saturate). For zero
input current, the transition points of the integrator output are
marked by events where the hysteretic comparator changes its
state (comparator switching cycle). The total integration time
between two comparator events can be approximated by
(10)
The additive factor accounts for a step superimposed on a
TEM step. The reference current noise is integrated to obtain an
equivalent voltage noise whose signal power is given by
(11)
Even though the integration period is ﬁnite and requires a
factor for computing the bandwidth , for the sake of
simplicity, is approximated by which leads to total
noise power of
(12)
The signal power is given by the square of the integrated
voltage and is at the output of an integrator
(13)
From (10)–(13), the signal-to-noise ratio (SNR) per integration
cycle is computed as
(14)
For small values of reference currents, transistors in current ref-
erences and ampliﬁers can be biased in weak inversion, where
the equivalent transconductance ,
with beingthetailcurrentoftheoperationalampliﬁer.Sub-
stituting values of for weak-inversion and thermal
voltage into (14), the SNR achieved during a
single comparator switching cycle is given by
(15)
where . The SNR consists of thermal noise
contribution due to integration of reference current and is
directly proportional to the product . Thus, decrease
in has to be compensated by an increase in the clock pe-
riod to maintain a constant SNR. This results in a reduced
conversion rate as has been reported in [8]. If in (15) is 0 V,
then SNR degrades as the reference current decreases. Addition
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TABLE I
MEASURED SPECIFICATION USING THE PROTOTYPE OF
MULTI-CHANNEL POTENTIOSTAT
Fig. 6. Measured DNL plot for a semi-synchronous ￿￿ converter.
of hysteresis ensures that SNR between comparator switching
cycle is atleast , which is weakly dependent
onthereferencecurrentandindependentoftheclockfrequency.
Thus,forlargeoperationalcurrents ,theSNRin(15)isdom-
inated by conventional operation, whereas for low opera-
tional currents , the SNR is determined by hysteresis levels
(TEM). For 50-pA reference current, when V then SNR
is 21.78 dB per switching cycle. The SNR improves to 38.86
and 48.78 dB per switching cycle when mV and
mV respectively. This shows that for a semi-synchronous
converter, noise robustness at small reference currents is
ensured by using a hysteretic comparator.
The other dominant source of noise for hysteresis based con-
verter is due to the comparator which leads to variation in pa-
rameter . For the comparator shown in Fig. 5(b), the equiva-
lentinputreferrednoiseisdeterminedbyitsslewrate.Theinput
gate capacitance of the inverter is typically small and by opti-
mizing the value of the bias voltage of a comparator, the
variance of due to thermal noise can be effectively reduced.
V. POTENTIOSTAT CHARACTERIZATION
A prototype consisting of an array of 42 potentiostats has
been fabricated ina 0.5- m CMOS process. Thesize of thepro-
totype is 3-mm 3-mm and its micrograph is shown in Fig. 9.
Theactiveareaoccupiedbyasinglesemi-synchronous con-
verter is 0.085 mm which makes it one of the most area efﬁ-
cient potentiostat reported in the literature. Table I summarizes
the speciﬁcation of the multichannel potentiostat chip.
The ﬁrst set of experiments were used to measure the resolu-
tion of the semi-synchronous converter. A GPIB controlled
current source from Keithley Instruments was used to generate
currents. A digital code, which is the output of the counter
( in (8)) was acquired through an FPGA
interface. For this experiment, the hysteresis level of the com-
parator was ﬁxed to mV. Fig. 6 shows the measured
Fig. 7. Demonstration of the potentiostat for measurement of subthreshold
characteristics of a pMOS transistor, whose drain current can be as low as
50 fA.
Fig. 8. Comparison of power dissipated by a semi-synchronous ￿￿ with a
conventional ￿￿ for different sampling frequency.
differential nonlinearity (DNL) with the prototype potentiostat,
demonstrating a resolution of 10 bits. Sensitivity measurements
(minimum detectable current) was performed using an on-chip
pMOS transistor with adjustable gate-to-source voltage, which
has been shown to be capable of generating femtoampere range
currents [21]. The use of internal current source avoids unnec-
essary coupling from external noise sources, which is critical
for ultra-small current measurements. Fig. 7 shows a log linear
plot of the digitized output produced by the semi-synchronous
converter, when the gate-to-source of the pMOS transistor
is varied. Landmark gate voltages were mapped onto current
values using an external pico-ammeter and are indicated on
the graph. Fig. 7 shows that the potentiostat can measure
subthreshold currents up to 50-fA range.
Fig. 8 compares the power dissipated by the semi-syn-
chronous converter with a conventional converter for
different sampling frequencies. The plot shows that the total
power consumed by prototype converter is half of the power
consumed by conventional converter, with the power
efﬁciency improving as the sampling frequency increases. This
improvement can be attributed to reduced switching cycles
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TABLE II
COMPARISON OF SEMI-SYNCHRONOUS ￿￿
WITH OTHER POTENTIOSTATS AND ADCS
Fig. 9. Experimental setup showing the interface between biosensor array with
the multichannel potentiostat.
which is controlled by the hysteresis level of a comparator.
For a sampling rate of 250 kHz, the power dissipation of a
single potentiostat channel is 11 W which accounts for 8 W
consumed by the digital components and 3 W consumed
by the analog components. When compared to other reported
implementations (shown in Table II), the proposed implementa-
tion of semi-synchronous converter demonstrates superior
energy efﬁciency per quantization levels.
VI. BIOSENSOR MEASUREMENTS
We have interfaced the fabricated prototype with our pre-
viously reported multi-array biosensor [7] and have used it
for measurement of conductance variations transduced by
antigen-antibody binding. The model pathogen used for this
experimentwasBacillusCereus.BiosensorsspeciﬁctoBacillus
Cereus were fabricated, whose details can be found in [5] and
are omitted here for the sake of brevity. The setup used for this
experiment is shown in Fig. 9 which consists of an array of
biosensors, that directly interfaces with a printed-circuit-board
(PCB) hosting the multichannel potentiostat chip. A ﬁeld-pro-
grammablegatearray(FPGA)wasusedforclockgenerationand
real-timedataacquisition.Pairofpotentiostatswerethenconﬁg-
ured for differential conductance measurements, such that any
common-mode disturbance (60-Hz coupling) at the input node
is eliminated. Samples containing different concentration levels
of Bacillus Cereus cultures were prepared and were labeled ac-
cording to their dilution levels as , and colony
forming units (CFU/ml). A control (Blank) solution (sample
withoutanypathogens)wasusedtocalibratetheresponseofthe
potentiostat. Conﬁrmation of the pathogens followed standard
microbiologyprotocols[23].Countingcoloniesweredoneusing
the automated plater-counter in a biosafety level 2 environment.
All laboratory and biohazard waste were labeled, handled, and
Fig. 10. Measured response of a Bacillus Cereus biosensor for different con-
centration levels Dilution 6: 10 CFU/ml, Dilution 5: 10 CFU/ml, Dilution 4:
10 CFU/ml, Dilution 3: 10 CFU/ml, Control Solution: Blank.
disposed of according to the MSU standard procedures for han-
dlingbiohazardouswaste[24].
A ﬁxed potential (100 mV) was applied across the electrodes
of the biosensor, and the change in current was measured after
the sample was applied to the biosensor array. Fig. 10 shows
measured current for solutions with different concentration of
pathogens.As shownin theﬁgure,theresponse ofthe biosensor
can be demarcated into three different periods. During the tran-
sient period (see Fig. 10), the conductance across the biosensor
(hence current measured by the potentiostat) exhibits signif-
icant variations due to antibody-antigen reactions. During
the response period, the conductance measurements show a
stable behavior which is monotonic with the concentration
of pathogens in the applied sample. During the degradation
period, the biosensor response degrades due to de-hydration
and due to loss of conductivity of polyaniline nanowires [5].
Thus, the three periods (epochs) in the biosensor response
generate a unique signature that embeds information related to
composition and concentration of pathogens in a sample. These
signatures can now directly be used in the spatio-temporal
method proposed in [7] for simultaneously detecting traces of
multiple pathogens.
VII. CONCLUSION AND FUTURE WORK
Inthispaper,weintroducedanovelenergy-efﬁcientsemi-syn-
chronous converter that can achieve femtoampere range
sensitivity in current measurement. A multichannel potentiostat
has been fabricated with the proposed architecture and its func-
tionality has been veriﬁed for real-life biosensing application.
Future improvements in implementing the semi-synchronous
converter include use of comparators with accurate and
digitally programmable hysteresis levels. The architecture of
semi-synchronous converter can be improved by using an
algorithmic conversion to implement extended counting in the
compensation step. Recently, a time-encoded binary ADC was
reported in [12] that can reduce the conversion time over the
integratingADCusedinthispaper.Anotherfuturedirectionwill
be to modulate the hysteresis levels using a digital hadamard
sequence. It could therefore be possible to implement parallel
semi-synchronous modulators similar to approach reported
in[25].
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